

International Advanced Research Journal in Science, Engineering and Technology (IARJSET)
National Conference on Renewable Energy and Environment (NCREE-2015)
IMS Engineering College, Ghaziabad
Vol. 2, Special Issue 1, May 2015



# A Comparative Study of Power Inverter Topology and Control Structures for Renewable Energy Recourses

# Rakesh Kumar Kumawat<sup>1</sup>, Seema Agrawal<sup>1</sup>, Seemant Chourasiya<sup>1</sup>, Dr.D.K.Palwalia<sup>1</sup>

University College Of Engineering, RTU, Kota

**Abstract**: Voltage boosting is very essential issue in renewable-energy fed applications. The classical two-stage power conversion process is typically used to interface the renewable energy sources to the grid. For better efficiency, single-stage inverters are recommended In this paper we make MATLAB-Simulink models of the three types of multilevel inverters: Cascaded type, Diode clamped and Capacitor clamped. A relative study of the carrier frequency modulation techniques is also presented on the basis of THD under various modulating indices. Graphs have been plotted based on these results.

Index Terms: Pulse width modulation converters, Multilevel Inverters, Total Harmonic Distortion

### I. NOMENCLATURE

PD: Phase Disposition APD: Alternative Phase Disposition POD: Phase Opposition Disposition THD: Total Harmonic Disposition SDCS: Single Direct Current Source

#### **II. INTRODUCTION**

Theoretical and mathematical models of multilevel inverters can be found in numerous papers [1 -4]. This paper tries to develop the Simulink model of these inverters and to make a comparative study of the carrier based modulation strategies. The results are obtained by comparing the T.H.D. of the different voltage waveforms.

#### III. DIODE CLAMPED MULTILEVEL INVERTER

The figure 1 shows a 5 level diode clamped multilevel inverter. The number of levels of a diode clamped inverter, if N is the total no of capacitors used is N + 1. Increasing the levels in an inverter leads to reduced harmonics in the output voltage. So figure 1 is a 5 level inverter. It is to be noted that an m-level diode-clamped inverter has an mlevel output phase voltage and a (2m-1)-level output line voltage [1]. i.e above inverter has 5 level phase voltage waveform and 11 level line voltage waveform .Also although each switch has to block a voltage of V ,different diodes will have to block different voltages. For example D2 will have to block 2 Vdc. So different diodes should have different ratings. For diodes having same ratings, any m level inverter will have to employ (m -1 (m - 2) diodes . Thus, the number of blocking diodes is quadratically related to the number of levels in a diodeclamped converter. The main advantages and disadvantages of diode clamped inverters are given below: Advantages:

• All of the phases share a common dc bus, which minimizes the capacitance requirements of the converter.




Fig. 1. 5 level diode clamped multilevel inverter

For this reason, a back-to-back topology is not only possible but also practical for uses such as a high-voltage back-to-back inter-connection or an adjustable speed drive.

• The capacitors can be pre-charged as a group.

• Efficiency is high for fundamental frequency switching.

#### **Disadvantages:**

• Real power flow is difficult for a single inverter because the intermediate dc levels will tend to overcharge or discharge without precise monitoring and control.

• The number of clamping diodes required is quadratically related to the number of levels, which can be cumbersome for units with a high number of levels.

International Advanced Research Journal in Science, Engineering and Technology (IARJSET)
National Conference on Renewable Energy and Environment (NCREE-2015)



IMS Engineering College, Ghaziabad Vol. 2, Special Issue 1, May 2015

#### IV. FLYING CAPACITOR MULTILEVEL INVERTER

The circuit topology of the flying capacitor multilevel inverter is shown in Figure 2. This topology has a ladder structure of dc side capacitors, where the voltage on each capacitor differs from that of the next capacitor. The voltage increment between two adjacent capacitor legs gives the size of the voltage steps in the output waveform.




Fig. 2. flying capacitor multilevel inverter

The switching pattern of flying capacitor inverter is same as that of diode clamped inverter[1], however there are phase redundancies in former, which give a scope of better control for charging and discharging of capacitors. Following table shows the redundancies for obtaining different voltage levels.

	Switch State									
Voltage $V_{a0}$	$S_{a5}$	$S_{a4}$	Sas	$S_{a2}$	Sal	$S_{a'5}$	Sa'4	$S_{a'3}$	$S_{a'2}$	$S_{a'l}$
$V_{a0} = 5V_{dc}$ (no redundancies)										
$5V_{de}$	1	1	1	1	1	0	0	0	0	0
$V_{a0} = 4V_{dc} (4 \ redundancies)$										
$5V_{de} - V_{de}$	1	1	1	1	0	0	0	0	0	1
$4V_{dc}$	0	1	1	1	1	1	0	0	0	0
$5V_{dc}$ - $4V_{dc}$ + $3V_{dc}$	1	0	1	1	1	0	1	0	0	0
$5V_{dc}$ - $3V_{dc}$ + $2V_{dc}$	1	1	0	1	1	0	0	1	0	0
$5V_{dc} - 2V_{dc} + V_{dc}$	1	1	1	0	1	0	0	0	1	0
$V_{a0} = 3V_{de} (5 \ redundancies)$										
$5V_{dc} - 2V_{dc}$	1	1	1	0	0	0	0	0	1	1
$4V_{dc}$ - $V_{dc}$	0	1	1	1	0	1	0	0	0	1
$3V_{dc}$	0	0	1	1	1	1	1	0	0	0
$5V_{dc}$ - $4V_{dc}$ + $3V_{dc}$ - $V_{dc}$	1	0	1	1	0	0	1	0	0	1
$5V_{dc} - 3V_{dc} + V_{dc}$	1	1	0	0	1	0	0	1	1	0
$4V_{dc}$ - $2V_{dc}$ + $V_{dc}$	0	1	1	0	1	1	0	0	1	0
$V_{a0} = 2V_{dc} \ (6 \ redundancies)$										
$5V_{dc} - 3V_{dc}$	1	1	0	0	0	0	0	1	1	1
$5V_{de} - 4V_{de} + V_{de}$	1	0	0	0	1	0	1	1	1	0
$4V_{dc} - 2V_{dc}$	0	1	1	0	0	1	0	0	1	1
$4V_{dc}$ - $3V_{dc}$ + $V_{dc}$	0	1	0	0	1	1	0	1	1	0
$3V_{dc} - V_{dc}$	0	0	1	1	0	1	1	0	0	1
$3V_{de}$ - $2V_{de}$ + $V_{de}$	0	0	1	0	1	1	1	0	1	0
$2V_{dc}$	0	0	0	1	1	1	1	1	0	0
$V_{a0} = V_{dc} (4 \ redundancies)$										
$5V_{dc} - 4V_{dc}$	1	0	0	0	0	0	1	1	1	1
$4V_{dc} - 3V_{dc}$	0	1	0	0	0	1	0	1	1	1
$3V_{de} - 2V_{de}$	0	0	1	0	0	1	1	0	1	1
$2V_{dc} - V_{dc}$	0	0	0	1	0	1	1	1	0	1
$V_{dc}$	0	0	0	0	1	1	1	1	1	0
$V_{a0} = 0$ (no redundancies)										
0	0	0	0	0	0	1	1	1	1	1

Table 1. Redundancies for obtaining different voltage levels.

#### V. CASCADED MULTILEVEL INVERTERS

A single-phase structure of an m-level cascaded inverter is <sup>18</sup> illustrated in Figure 3. Each separate dc source is <sup>51</sup> connected to a single-phase full-bridge, or H-bridge, inverter. Each inverter level can generate three different voltage outputs, +Vdc, 0, and –Vdc by connecting the dc <sup>18</sup> source to the ac output by different combinations of the four switches, S1, S2, S3, and S4. To obtain +Vdc, *I* switches S1 and S4 are turned on, whereas –Vdc can be obtained by turning on switches S2 and S3. By turning on S1 and S2 or S3 and S4, the output voltage is 0. The ac <sup>.8</sup>

outputs of each of the different full-bridge inverter levels are connected in series such that the synthesized voltage waveform is the sum of the inverter outputs. The number of output phase voltage levels m in a cascade inverter is defined by m = 2s+1, where s is the number of separate dc sources.



Fig. 3. Cascaded Inverter

The main advantages and disadvantages of multilevel cascaded H-bridge converters are as follows [1].

#### Advantages:

• The number of possible output voltage levels is more than twice the number of dc sources (m = 2s + 1).

• The series of H-bridges makes for modularized layout and packaging. This will enable the manufacturing process to be done more quickly and cheaply.

#### **Disadvantages:**

• Separate dc sources are required for each of the Hbridges. This will limit its application to products that already have multiple SDCSs readily available.

#### VI. MODULATION TECHNIQUES

Various modulating schemes have been discussed in multilevel inverters in literature [1,2,4].Some of them are discussed below. It is to be noted that the modulation can be achieved in the case of multilevel inverters in two ways:

1) By altering the modulating frequency

2) By altering the carrier frequency.

#### VI .1 Sinusoidal PWM:

For an m-level inverter, m-1 carriers with the same frequency fc and the same amplitude Ac are disposed such that the bands they occupy are contiguous. The reference waveform has peak-to-peak amplitude A m, a frequency fm, and its zero centered in the middle of the carrier set. The reference is continuously compared with each of the carrier signals. If the reference is greater than a carrier signal, then the active device corresponding to that carrier is switched on; and if the reference is less than a carrier signal, then the active device corresponding to that carrier

 $m_a = \frac{A_m}{(m-1) \cdot A_c}$ 

is switched  $m_f = \frac{f_c}{f_m}$ 

Below figure shows SPWM modulation scheme for ma = .8 and mf = 21.

off[1].

International Advanced Research Journal in Science, Engineering and Technology (IARJSET)
National Conference on Renewable Energy and Environment (NCREE-2015)

IMS Engineering College, Ghaziabad

Vol. 2, Special Issue 1, May 2015




Fig. 4. Sinusoidal PWM

#### VI. 2 THPWM:

In this scheme, a third harmonic wave having same frequency as that of prime modulating wave and having a magnitude of about 25% is added to the prime wave. This increases the output voltage and the THD of the resultant wav is also increased. However, the switching losses in the top most level are decreased in this scheme.


# **Carrier Based Modulation Scheme:**

Here the carrier frequency bands are given a phase difference between each other [3]. Thus three types of modulation can be achieved:

**VI.3.** Alternative Phase Opposition Disposition (APOD) Where each carrier band is shifted by 180° from the adjacent bands.

**VI.4 Phase Opposition Disposition (POD)** – Where the carriers above the Zero reference are in phase, but shifted by  $180^{\circ}$  from those carriers below the zero reference.

**VI.5 Phase Disposition (PD)-** Where all the carriers are in phase with each other.



## Advantages of multicarrier PWM techniques:

- Easily extensible to high number of levels.
- Easy to implement.

• To distribute the switching signals correctly in order to minimize the switching losses.

• To compensate unbalanced dc Sources.

#### VII. RESULTS

The carrier based modulation schemes were implemented on diode clamped, Flying capacitor and cascaded 5 level inverters. The following graphs are plotted against the modulation indices and the THD of the waveforms for the three types of inverters.



The modulating wave is a pure sinusoid , having  $f=50\,$  Hz. The carrier frequency is chosen to be 1000 hertz.

Table 2 and Fig.11 shows the variation of the THD with modulation index in case of a cascaded 5 level inverter.

Table 3 and Fig.12 shows the variation of the THD with modulation index in case of a Neutral point clamped 5 level inverter.

Table 4 and Fig. 13 show the variation of the THD with modulation index in case of a flying capacitor 5 level inverter.

The Red Line represents Alternative Phase Disposition, blue gives phase opposition disposition and green gives the phase disposition methods.




Fig. 6 Flying Capacitor ma= 1;mf = 20;PD




Fig. 7 Diode Clamped ma = 1;mf = 20;PD






Fig. 8 Cascaded Type. Ma = 1;mf = 20;PD





#### Copyright to IARJSET

# International Advanced Research Journal in Science, Engineering and Technology (IARJSET) National Conference on Renewable Energy and Environment (NCREE-2015) IMS Engineering College, Ghaziabad Vol. 2, Special Issue 1, May 2015






Fig. 10 Cascaded Type ma = 1;mf = 20;POD




Fig 11 CASCADED 5 LEVELS




Fig 12 Neutral Point Clamped 5 level




Fig 13 Flying Capacitor 5 level

m	Phase	Phase	Alternative	
	Disposition	Opposition	Phase	
		Disposition	Disposition	
1.5	12.79	12.32	12.70	
1.4	13.26	12.97	14.07	
1.3	14.05	13.84	16.14	
1.2	15.10	14.72	18.88	
1.1	16.07	16.17	22.28	
1.0	16.89	21.43	25.67	
.9	17.30	30.19	28.93	

Table 2 Cascaded 5 level

М	Phase	Phase	Alternative	
	Disposition	Opposition	Phase	
		Disposition	Disposition	
1.5	11.03	12.40	12.41	
1.4	12.06	13.03	13.66	
1.3	13.69	13.59	15.07	
1.2	13.85	14.36	15.07	
1.1	15.63	15.77	20.77	
1.0	16.20	19.92	25.65	

Table 3 Neutral Point Clamped 5 Level

m	Phase	Phase	Alternative
	Disposition	Opposition	Phase
		Disposition	Disposition
1.5	14.79	14.09	15.42
1.4	14.13	14.09	16.03
1.3	15.30	14.40	17.03
1.2	15.79	14.82	18.70
1.1	16.34	15.51	20.90
1.0	17.22	18.64	22.21

Table 4 Flying Capacitor 5 level

# VIII. CONCLUSION

With the above observations, we can conclude that:-This paper has dealt with a novel solution for single-phase grid-connected converters. The PWM strategy was chosen in order to obtain the minimum number of commutations to maximize efficiency

1) In case of the cascaded multilevel inverters, phase disposition method gives best results in terms of THD. Both Alternative Phase disposition method and Phase Opposition Disposition method are not suitable.

2) In the case of neutral point clamped inverters, the phase disposition is the best method for carrier wave, followed by phase opposition disposition .However alternative phase disposition method gives worse results.

3) In case of flying capacitor inverters, the phase opposition disposition method gives best results for high values of modulation index , however for low modulation index , phase disposition method is better .Alternative phase disposition method gives the worst results.

Also, from the FFT analysis shown in figure 6, 7, 8, 9, 10, 11 it is seen that in POD, APD schemes higher level harmonics are being generated, while in PD schemes, lower order harmonics are generated , having very low magnitudes.

It can be clearly seen that the choice of carrier wave is also important so as to reduce the THD of the voltage waveform in a multilevel inverter.

In multilevel PWM, the switching frequency can be less than or greater than the

carrier frequency and is a function of the displacement phase angle between the carrier set and the modulation waveform .By adjusting the displacement phase angle in multilevel PWM switching strategies, switching losses can be minimized for a more efficient multilevel inverter[2]. International Advanced Research Journal in Science, Engineering and Technology (IARJSET)

National Conference on Renewable Energy and Environment (NCREE-2015)

IMS Engineering College, Ghaziabad



- J.S. Lai and F.Z. Peng, "Multileve Converters A New Breed of Power Converters", IEEE Trans. Ind. Apppl., Vol. 32, No.3, 1996, pp. 509-517.
- [2] R.H. Baker, "High-Voltage Connverter Circuit," U.S. Patent Number 4,203,151, May 1980.
- [3] E. Babaei, M. T. Haque, and S. H. Hosseini, "A novel structure for multilevel converters," in Proc. ICCEMS, 2005, vol. 2, pp. 1278–1283.
- [4] K. Corzine and Y. Familiant, "A New Cascaded Multilevel H-Bridge Drive", IEEE Transactions Power Electron, Vol. 17, No.1, 2002, pp. 125-131.
- [5] X. Yuan and I. Barbi, "Fundaamentals of a New Diode Clamping multilevel Inverter", IEEE Transaactions Power Electron., Vol. 15, No.4, 2000, pp. 711-718.
- [6] J. Rodriguez, J. S. Lai and F. Z. Peng, "Multilevel inverters: Survey of topologies, controls, and applications," IEEE Trans. Ind. Applicat., vol 49, no. 4, pp. 724-738, Aug. 2002.
- [7] A.Nabae, I. Takahashi, and H. AAkagi, "A new neutral-point clamped PWM inverter," IEEE Trans. Ind. Applicat., vol. IA-17, no. 5, pp. 518–523, Sep./Oct 1981
- [8] T. A. Meynard and H. Foch, ""Multi-level conversion: High voltage choppers and voltage-source inverters," in Proc. IEEE PESC, Toledo, Spain 1992, pp. 397–403.
- [9] J. Rodriguez, J. S. Lai and F. Z. Peng, "Multilevel Inverters: Survey of Topologies, Controls, and Applications," IEEE Transactions on Industry Applications, vol. 49, no. 4, Aug. 2002, pp. 724-738

#### BIOGRAPHIES



**R.K.Kumawat** B'91, in Sikar Rajasthan received the B.Tech degree in Electrical Engineering from Jaipur National University, Jaipur, India, in 2011; the M.Tech degree in Power System from University College of Engineering, RTU, Kota, India in 2014.Where he has been pursing Ph.D degree in Power Electronic and Drive since 2014.

His research interest includes power electronic for renewable energy, multilevel converters and electrical machine.



Seemant Chourasiya was born in Kota, India, in 1989. He received the B.Tech Degree in Electrical Engineering in 2012 and pursing M.tech in power electronic and Drives from Rajasthan Technical University Kota. His research includes power electronic for renewable energy and electrical machine.



Seema Agrawal received the B.Tech degree in Electrical Engineering, M.Tech degree in Power System, in 2000 and 2013 respectively from Rajasthan Technical University, Kota India. Where he has been pursing Ph.D degree in Power Electronic and Drive since 2013.

She is working as Assistant Professor in Electrical Engineering Department at University College of Engineering, RTU, Kota. Her research interest includes power electronic for renewable energy, shunt active power filter and electrical machine



**Dr.D.K.Palwalia**, B'76, in Ajmer Rajasthan have received his B.Tech & M.Tech in 96 and 98 respectively. He obtained his Ph.D form IIT Roorkee in 2010.

He is working as Associate Professor in Electrical Engineering Department at University College of Engineering, RTU, Kota. His research interest are

power electronic & Drive, renewable energy, induction generator and digital control design.

